Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/intel-18a-process-node-offers-25-higher-frequency-at-iso-36-lower-power-at-same-frequency-versus-intel-3-over-30-density.23047/page-3
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Intel 18A Process Node Offers 25% Higher Frequency At ISO & 36% Lower Power At Same Frequency Versus Intel 3, Over 30% Density

Then do we have front pads(which is connected to DRAM and platform) and back pads(power and ground) now? AFAIK Intel 3nm PowerVia test chip (E-core chip) didn't look like that.
No, the normal I/O pads are on the backside along the the power rails and PWR/GND pads -- also anything else that needs thick low-resistance metal e.g. inductors and transmission lines in high-speed SERDES.
 
Back
Top