CDNLive 2015 - Design, Verification & Processor IP

[Daniel Payne]

The proceedings are online now:

[table] cellpadding="4" align="center" style="width: 100%"
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES101 : Applying Maslow’s Hierarchy of Needs to IP Reuse[/h]IPextreme
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES102 : Simulation and Modeling of DDR4 Memory Interface and Interposer Test Fixtures Using S-Param.[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES103 : Bringing PCIe Performance to Mobile Platforms[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES104 : LPDDR4 - It Is Not Just for Mobile Anymore[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES105 : DDR4 Subsystem Implementation on 16FF/16FF+ Targeting Infrastructure Applications – Challenges and Design Techniques[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES201 : External Memory Architectural Choices for Terabit Class Devices[/h]Broadcom
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES202 : Rethinking SoC Architecture for the IoT Age[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES203 : Programmable, Low Energy Embedded Vision for Next Generation Wearables and Mobile Application[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES204 : Achieving the Lowest Power Processing in Always-On Applications[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES205 : Design Considerations for LPDDR4/3/DDR4/3 PHY and Controller Sub System[/h]Cadence
|-
| width="2%" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" |

| width="80%" align="left" valign="top" style="font-family: Arial, Helvetica; background-color: transparent" | [h=6]Session DES207 : Automated Performance Verification of Multi-Core SoCs with Layered Interconnect Fabrics[/h]Cadence
|-
[/table]