Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/5nm-architecture-by-samsung-global-foundries-ibm.9355/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

5nm Architecture by Samsung/Global Foundries/IBM

Arthur Hanson

Well-known member
Has anyone any further information on this process beyond what is in the article. It sounds like a layering process similar to FDSOI but using EUV to give it the required features. There is no time frame for actual production either. I know TSM currently is working on 7nm and has plans for 3nm in the future. Any information on the current race in shrink would be appreciated and who is actually leading. Also will the coming technologies be competing or complimentary, each having specific strengths and weaknesses. Will InFO packaging be applicable to these smaller nodes? Any answers or even educated guesses are welcome, since this is what forums are best at.

IBM's new 5nm architecture crams 30 billion transistors onto fingernail-sized chip
 
Last edited:
Has anyone any further information on this process beyond what is in the article. It sounds like a layering process similar to FDSOI but using EUV to give it the required features. There is no time frame for actual production either. I know TSM currently is working on 7nm and has plans for 3nm in the future. Any information on the current race in shrink would be appreciated and who is actually leading. Also will the coming technologies be competing or complimentary, each having specific strengths and weaknesses. Will InFO packaging be applicable to these smaller nodes? Any answers or even educated guesses are welcome, since this is what forums are best at.

IBM's new 5nm architecture crams 30 billion transistors onto fingernail-sized chip

It looks like horizontal nanowires instead of FinFET. It looks closest to Samsung 4LPP. IMEC's research suggests it will only be used for one node after FinFET. Then it might go vertical.
 
Last edited:
Has anyone any further information on this process beyond what is in the article. It sounds like a layering process similar to FDSOI but using EUV to give it the required features. There is no time frame for actual production either. I know TSM currently is working on 7nm and has plans for 3nm in the future. Any information on the current race in shrink would be appreciated and who is actually leading. Also will the coming technologies be competing or complimentary, each having specific strengths and weaknesses. Will InFO packaging be applicable to these smaller nodes? Any answers or even educated guesses are welcome, since this is what forums are best at.

IBM's new 5nm architecture crams 30 billion transistors onto fingernail-sized chip

A writer from ZDNet seems to indicate that the technology outperforms FinFET.
IBM's breakthrough: World's first 5nm chip that one day could power Samsung phones | ZDNet
 
about 2 years ago IBM showed a chip in 7nm ...
IBM's crazy-thin 7nm chip will hold 20 billion transistors | PCWorld

and 7nm is expected to be ready in 2018 at GF now.
so we can expect this technology to be available by 2020 minimum at GF.

I was going to say the same thing. You should also notice that the IBM 7nm process and the GF 7nm process are not the same, not even close. IBM is known for making one of anything but getting that one into production is another story!
 
Back
Top