Semiwiki on LinkedIn Semiwiki on Facebook Semiwiki on Twitter Register / Log in 
Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/search/294604/?c%5Busers%5D=nghanayem&o=date&page=7
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

Search the forum Search Semiwiki WordPress
  1. N

    ISSCC N2 and 18A has same SRAM Density.

    Why would it? FEOL is very crowded on SRAM compared to logic (where the BEOL is oftentimes the more congested part). Powervia and BPR takes up space besides the transistors and if you were already at the narrowest nanowire sizes you can't just narrow the nanowire to reclaim the space of the nano...
  2. N

    ISSCC N2 and 18A has same SRAM Density.

    There are two aspects. As IanD, Intel, and TSMC have mentioned before, the stdcell utilization impact depends on how dense your PDN is. If it is very sparse, the benefit is pretty anemic. If it is something like an Intel CPU where the power delivery network is super dense, up to 10%...
  3. N

    ISSCC N2 and 18A has same SRAM Density.

    Besides the test conditions making 18A look better than it would in an iso-scenario environment, there is one important differences that I believe is working as a tailwind for intel. That difference being 4 nanowires instead of 3 nanowires. For the diagrams Intel showed of their HDC and HCC SRAM...
  4. N

    Jim Keller says a 'great Intel' is worth $1 trillion, company would be sold at fire sale pricing if sold now

    And from the man who was co-in charge of Intel's design side (2018-2020) when the calls were made to extend outsourcing too. For him to say breaking up intel is a bad idea is certainly a statement. Intel in the 2010s was at 240B. In the current overinflated conditions I suspect that an...
  5. N

    TSMC Will Not Take Over Intel Operations

    I'm aware and I figured this would be your answer. I agree that Intel needs to be competitive on their own merits otherwise you end up with a US shipbuilding industry that only exists because there is a national security reason but is really bad at their jobs compared to various European or...
  6. N

    TSMC Will Not Take Over Intel Operations

    You claimed to be a TSMC shareholder, right? How is fan boying over TSMC any different than an intc shareholder fan boying about Intel? From people who have seen my posting history it is fairly obvious that I have confidence in Intel's plan and ability to become a modern UMC (but with actually...
  7. N

    Why is Trump Targeting TSMC? Expert Reveals the Hidden Agenda: "Saving Intel"

    He verbally said Intel 7 margins were single digit with the new wafer pricing model one at least one of three occasions. It was either the investor meeting where they went over the model for the then upcoming finical break out of the manufacturing group, the meeting going over the recast...
  8. N

    How to Build a $20 Billion Semiconductor Fab

    No, it is far more simple than you expect. There is very little major differences between any two products with the same process node from a manufacturing perspective. Each batch of wafers has an identifier for which chip it is. That identifier allows the automated material handling system to...
  9. N

    Why is Trump Targeting TSMC? Expert Reveals the Hidden Agenda: "Saving Intel"

    I mean yeah. 14nm and 10nm were bungled, nobody would argue with you on that point. I was referring to "average" process technologies like 90nm, 45nm, intel 4/3, etc. Post ramp yield is a weird thing to say though given the ephemeral nature of things. The problem is by the time Intel was ramped...
  10. N

    Why is Trump Targeting TSMC? Expert Reveals the Hidden Agenda: "Saving Intel"

    The large voltage range V-scaling usecase still needs to take a high priority, as Intel products will be the largest foundry customer for the foreseeable future. While unintuitive, I feel like splitting the company kind of makes this issue worse. An independent intel foundry needs to hold onto...
  11. N

    TSMC Considers Running Intel’s US Factories After Trump Team Request

    And yet people often do. That doesn't sound right to me. Let's go hog wild with it and say AMD was going to sign an 18A contract to have client IO dies made in the 2028/2029 timeframe. If 18A made sense for AMD and they wanted to buy it, I have a hard time imagining Lisa Su saying, "I will only...
  12. N

    US give TSMC three options

    Depends on who you ask. If you ask a fab operator they say advanced packaging means 2.5D (COWOS, InFLO, EMIB, Foveros with passive base die, SiliconBox, etc) and 3D stacking (memory cubes (HBM), Foveros with active base die, SoIC, X-cube, etc.). I suppose you could also call CMOS image sensors...
  13. N

    TSMC Considers Running Intel’s US Factories After Trump Team Request

    The rumor was that he was fired for having an AI chip roadmap that was uncompetitive. Considering that Falcon Shores is now no longer a commercial product, seems like there might even be teeth to that rumor. A real rarity among most of the Intel ""news"". I disagree. Besides having no reason to...
  14. N

    Why is Trump Targeting TSMC? Expert Reveals the Hidden Agenda: "Saving Intel"

    And their assumption based on the currently available information is that 18A has a cost advantage. Scotten has made this very projection on semiwiki before. Once there are 18A and N2/A16 chips in the public to teardown, it will be fairly easy to figure out roughly where the true wafer costs lie...
  15. N

    Intel will ship the world's first "2nm class" GPU?

    Yeah, why wouldn't they have excess N3 capacity. Back in 2020 when the wafer agreements were being signed, intel was expecting pandemic era PC unit shipment growth to continue. Throw in intel last minute shifting substantial demand back internal, and Intel product's demand projections only being...
  16. N

    Baird notes supply chain talk of Intel fab spinoff with TSMC involved

    Because people are morons. Last year Walgreens popped like 28% on a rumor they would have someone buy them and take the company private. Which of course never happened and as far as the public can tell was never something ever in consideration. I don't really see how this is any less out there...
  17. N

    Siemens x Intel: Driving the 10x Moonshot Mission for Autonomous Factories by 2030

    That isn't my point. My point is that this "presentation" if you will lacked any technical content or practical examples. Just with buzzwords we plan to shoot for a moonshot goal.
  18. N

    Siemens x Intel: Driving the 10x Moonshot Mission for Autonomous Factories by 2030

    Buzz word, buzz word, buzz word. As a human I also like talking about topics such as digital twins, metaverse, and AI/machine learning.
  19. N

    Potential CEO Candidate for Intel

    If we assume this rumor is true, when one looks at things by the numbers, so what? The U/P/H laptop segments are 80% of intel's volume. If 95+% of the laptop parts that make up 80% of Intel's sales AND the majority of the remaining 20% desktop parts don't use TSMC, then intel is seemingly...
  20. N

    My thoughts on the recent Morris Chang interview

    What do you mean by that? You can do gate last FDSOI. My understanding was that all of the guys who licenced Leti's FDSOI tech are running gate last HKMG. To my knowledge the gate first versions of UMC, Samsung, and TSMC 32/28nm were only ever on bulk.
Back
Top