Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/tsmc-details-the-benefits-of-its-n3-node.14851/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2020771
            [XFI] => 1050170
        )

    [wordpress] => /var/www/html
)

TSMC Details The Benefits of Its N3 Node

prime007

Active member
This EE Times article ties together various sources of information regarding TSMC's N3 Node.
Quick summary: Speed improvement is at the low-end of TSMC's projections (11%), Logic density misses TSMC's projection (1.6x vs projected 1.7x) and power draw improvement is 27% going from N5 to N3
https://www.eetimes.com/1383768-2/
 

IanD

Active member
Note that by using the HPC DTCO option to trade off power/speed against area, speed increase is +19% and power saving is -39%, and in most cases nowadays these are the main reason to move down a process node rather than gate density.
 
Top