[content] => 
    [params] => Array
            [0] => /forum/index.php?threads/tsmc-announces-the-opening-of-advanced-backend-fab-6-marking-a-milestone-in-the-expansion-of-3dfabric%E2%84%A2-system-integration-technology.18116/

    [addOns] => Array
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270

    [wordpress] => /var/www/html

TSMC Announces the Opening of Advanced Backend Fab 6, Marking a Milestone in the Expansion of 3DFabric™ System Integration Technology


Staff member
HSINCHU, Taiwan, R.O.C, Jun. 8, 2023—TSMC (TWSE: 2330, NYSE: TSM) today announced the opening of its Advanced Backend Fab 6, the Company’s first all-in-one automated advanced packaging and testing fab to realize 3DFabric™ integration of front-end to back-end process and testing services. The fab is prepared for mass production of TSMC-SoIC™ (System on Integrated Chips) process technology. Advanced Backend Fab 6 enables TSMC to flexibly allocate capacity for TSMC 3DFabric™ advanced packaging and silicon stacking technologies, such as SoIC, InFO, CoWoS and advanced testing, improving production yield and efficiency.

Construction of Advanced Backend Fab 6 commenced in 2020 to support the next generation of HPC, AI, mobile applications and other products, and help customers achieve product success and win market opportunities. Located in Zhunan Science Park, the fab has a base area of 14.3 hectares, making it TSMC’s largest advanced backend fab to date with a cleanroom area larger than the sum of TSMC’s other advanced backend fabs. TSMC estimates that the fab will have the capacity to produce more than 1 million 12-inch wafer equivalent 3DFabric process technology per year, and more than 10 million hours of testing services per year.

"Chiplet stacking is a key technology for improving chip performance and cost-effectiveness. In response to the strong market demand for 3D IC, TSMC has completed early deployment of advanced packaging and silicon stacking technology production capacity, and offers technology leadership through the 3DFabricTM platform,” said Dr. Jun He Vice President, Operations / Advanced Packaging Technology & Service, and Quality & Reliability. “With the production capacity that meets our customers’ needs, we will unleash innovation together and become an important partner that customers trust in the long term.”

TSMC uses intelligent manufacturing to optimize the production efficiency of the fab. The five-in-one intelligent automatic material handling system built into the factory has a total length of more than 32 kilometers. From wafer to die, production information is connected with agile dispatching systems to shorten the production cycle. These systems are combined with artificial intelligence to simultaneously execute precise process control, detect abnormalities in real time, and establish a robust die-level big data quality defense network. The data processing capacity per second is 500 times that of a front-end fab, and a complete production history for each die is constructed through die traceability.

TSMC Spokesperson​

Wendell Huang
Vice President & Chief Financial Officer
Tel: 886-3-5055901

TSMC Deputy Spokesperson​

Nina Kao
Public Relations Division
Tel: 886-3-5636688 Ext.7125036

Link to Press Release