Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/survey-on-dram-reliability-techniques.10784/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Survey on DRAM reliability techniques

sparsh

Member
Aggressive process scaling and increasing demands of performance/cost efficiency have exacerbated the incidences and impact of errors in DRAM systems. Due to this, improvements in DRAM reliability has received significant attention in recent years.

Our paper surveys techniques for improving reliability of DRAM-based main memory. Includes 75+ papers. Accepted in Journal of Systems Architecture 2018. Available here.
 
Back
Top