You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!

Next Gen System Design and Verification for Transportation and more at DVCon India

Daniel Nenni

Admin
Staff member
45

Don't miss these exciting Mentor events at this year's conference!

Featured Keynote - Stefan Jockusch - Siemens Digital Industries Software

Driving Digitalization With A Boundary Free Innovation Platform

  • Wednesday, September 25th | 11:30 AM - 12:15 PM
  • Grand Victoria Ballroom
We are witnessing a radical change in the way products are created, produced, and utilized. As a consequence of continuing digitalization, leading technology companies are pursuing the idea of a complete, high fidelity “digital twin” that makes the boundaries between the design process of mechanical parts, electronics, embedded software, sensors and specialized IC and sensor technology disappear.

This digital twin is becoming a necessity. Autonomous driving, as an example, puts an end to the feasibility of verifying the functionality of today's and tomorrow's vehicles through road testing. A complete virtualization of mechanical properties, physics, electronics, real-time software, down to the sensor data processing at the IC level is the only avenue to verify the safety and functionality of advanced driver assistance systems and autonomous functions. In the same way, technologies like additive manufacturing, advanced materials and exploding variation require an extensive virtualization of the production process to accelerate verification.

Learn more.

Featured Tutorial

Next Gen System Design and Verification for Transportation

  • Wednesday, September 25th | 4:00 PM - 5:30 PM
  • Grand Victoria A
Increased intelligence and autonomy of next-generation transportation products are driving the ICs behind those moving machines to become some of the most advanced semiconductor products in the industry. As a result, this is disrupting how you design, verify and develop these ICs.
Starting with design, the entrance of machine learning using neural networks and inference solutions has demonstrated the need to quickly develop these highly algorithmic designs. Validation of those algorithms, performance targets, and power consumption demands new solutions that can simulate the complex, heterogeneous systems with real world interactions. Beyond just ensuring the IC operates correctly, functional safety standards, like ISO 26262 for automotive, are enforcing state-of-the-art practices, strict processes and evidence for compliance to ensure the delivered capabilities are functionally safely. The days of separating functional workflow development from the safety workflow has passed. It is imperative that safety be at the forefront when determining the methodologies and tools to deploy in the creation of your transportation application.

The intersection of these challenges is delivering advanced features on-time, within budget all while simultaneously ensuing the IC will not malfunction.

This tutorial we will demonstrate how to use these next-generation IC development practices to build and validate smarter, safer ICs. Specifically, it will look at:
  • How to use High-Level Synthesis (HLS) to accelerate the design of smarter IC's
  • How to use emulation to provide a digital twin validation platform beyond just the IC
  • How to use develop functionally safe IC's
Learn more.

Featured Session

Portable Stimulus: Designing A PSS Reuse Strategy

  • Thursday, September 26th | 2:00 PM - 3:30 PM
  • Grand Victoria B
Accellera's emerging Portable Test and Stimulus Standard (PSS) defines a specification to create a single representation of stimulus and test scenarios usable by a variety of users across many levels of integration under different configurations. In this exciting track we will see how various companies adopt PSS which defines high-level verification intent and creates test cases targeting different execution environments, such as simulation, emulation, hardware prototypes, and real silicon. Here we will see some of the limitations of this upcoming standards and how different teams use techniques blended with tool support to overcome these challenges. Overall this session will benefit new users, who are trying to adopt this for legacy SV/UVM/C test framework reuse and give insight in to preserving existing tests and enable portability across blocks to SoC test benches. Learn more.

Exhibit Hours - Booth #15
  • Wednesday, September 25th | 11:00 AM - 6:30 PM
  • Thursday, September 26th | 11:00 AM - 5:30 PM
Learn more and register for these events: https://dvcon-india.org/
Visit the Mentor Booth #15 at DVCon India 2019!
 
Top