Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/intel-partners-with-umc.19497/page-3
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Intel partners with UMC

If only comparing to the tapeout number tsmc talked about in his earnings call (typically 60~100 in 2 years), 2 years 75 customer test chips tapeout seems normal. But the tricky part is what does it mean of customer test chips? Real product or just some test chips for design rule check, SPICE, IP test/qualification....


"We have taped out more than 75 ecosystem and customer test chips. "

I guessed it's a combination of (at least):

1. Tools, materials, hardware, and software suppliers and partners.
2. Intellectual Property (IP) vendors and partners.
3. Customers or potential customers (external and internal).

Intel may not charge a fee or even pay some of them to work with IFS. The #1 and #2 groups above are important for building IFS' capabilities. But down the road the real money will come from the #3 customer group, especially those external customers. It's hard to measure the meanings when there is no breakdown of this "75".


 
UMS02.jpg
 
Back
Top