Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/do-chip-design-and-tape-out-costs-on-older-nodes-reduce-over-time.16071/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021171
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Do "chip design" and "tape out" costs on older nodes reduce over time?

Xebec

Active member
Curious -- I always see reports about chip design costs going up for each new bleeding edge node. Do these design costs actually decrease over time for older nodes, perhaps due to improved techniques, software, or AI/ML design tool enhancements?

Likewise, does it become cheaper (over time) to 'fab that first chip' after a design is completed, on a given mature node?

If yes to either of these, are they substantial reductions? for example, is 65nm more accessible now to small customers than it was 5-6 years ago? (or 28nm vs 3 years ago?)

Thanks!
 
Top