[content] => 
    [params] => Array
            [0] => /forum/index.php?threads/axiomise-launches-next-generation-formalisa-app-for-risc-v-processors.18092/

    [addOns] => Array
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270

    [wordpress] => /var/www/html

Axiomise Launches Next-Generation formalISA App for RISC-V Processors


Staff member
- Intelligent Debug Combined with Exhaustive Proofs and Coverage Ensures End-to-End Formal
- Unveils RISC-V Studio Portal with Real-World Applications, Product Demonstrations
- Ongoing Demos of formalISA During RISC-V Summit Europe June 5-9 in Barcelona, Spain

-- Axiomise, the leading provider of cutting-edge formal verification solutions that include training, consulting, services and custom apps, today launched its next-generation formalISA® app with open-source, formally verified RISC-V processors such as cv32e40p and WARP-V.

Also announced today is a new RISC-V Studio Portal with real-world formalISA applications and product demonstrations to help the RISC-V ecosystem understand the necessity of exhaustive formal and the kind of bugs that can be caught with formal methods.

“We are excited to share the app launch in conjunction with a new studio portal with real-world applications of formalISA and product demos,” remarks Dr. Darbari. “The app will enable the wider ecosystem of RISC-V to see why exhaustive formal verification is a necessity and what kind of bugs can be caught with formal methods. formalISA app is a powerful offering in realizing our vision of making formal normal. Axiomise has the tools and the skills to become the ‘go to’ RISC-V Verification expert.”

Dr. Darbari and his team will be at the RISC-V Summit Europe to demonstrate formalISA in Bay 7 from Tuesday, June 6, to Thursday, June 8, at Hotel Barcelo Sants in Barcelona, Spain.

About formalISA

Axiomise’s formalISA is a push-button formal verification solution used for architectural and micro-architectural verification of RISC-V processor cores. Initially launched four years ago, it has been used to formally verify numerous open-source and commercial RISC-V processors by identifying deep corner-case bugs and mathematically proving the absence of bugs on complex out-of-order and in-order cores.

A state-of-the-art proof status dashboard captures reporting and coverage information and provides full automation, saving time and cost. formalISA is powered by i-RADAR®, and a reporting and coverage solution called SURF.

formalISA is available now. Pricing is available upon request.

About Axiomise

Axiomise is accelerating formal verification adoption through its unique combination of training, consulting, services and specialized verification solutions for RISC-V. Axiomise was founded by Dr. Ashish Darbari, FBCS, FIETE, DPhil (Oxford), who has been a formal verification practitioner for more than two decades with 60 patents in formal verification and over 70 publications.

Engage with Axiomise at:

Twitter: @axiomise

Axiomise, formalISA and the Axiomise logo are trademarks of Axiomise Limited, UK.

Making formal normal is a registered trademark of Axiomise Limited, UK.

Link to Press Release