[content] => 
    [params] => Array
            [0] => /forum/index.php?threads/aldec-at-sc19-showcasing-multi-fpga-partitioning-software-for-multi-fpga-based-algorithm-accelerators.12110/

    [addOns] => Array
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021270
            [XFI] => 1050270

    [wordpress] => /var/www/html

Aldec at SC19: Showcasing Multi-FPGA Partitioning Software for Multi-FPGA-based Algorithm Accelerators

Daniel Payne

November 18-21, Denver Colorado

Booth #228, Aldec Inc.

We will showcase the recently introduced automatic FPGA partitioning feature of our popular HES-DVM™ tool, our fully automated and scalable hybrid verification environment for large SoC designs. Manual partitioning of designs with multiple FPGAs, can take days or even weeks, whereas HES-DVM can perform the task in minutes.

The partitioning software can be used with Aldec’s HES Prototyping boards and as well as 3rd party prototyping boards.

See the Aldec demos at SC19, Booth#228

DNN-based Traffic Detection Using Xilinx Zynq US+ FPGA – In this demo, traffic detection is done using a Convolutional Neural Network (CNN) on a TySOM-3A-ZU19EG development board. Deep Learning Processing Units (DPUs) are implemented in the FPGA for the acceleration of object detection and recognition, which results in 45fps for three input channels.
Vibe Motion Detection – a reference design based on ViBe™ Background Subtraction algorithm and HES-HPC™ FPGA-based Accelerator running @1920x1080, 30fps. The image processing background subtraction techniques are utilized to transform and detect moving objects in recorded video. HES-HPC platform provides performance enhancement by utilizing extreme parallel processing capabilities of FPGAs to execute computationally intensive image transformations.
Automatic Partitioning Design for Multi-FPGA Prototyping - Multi-FPGA partitioning has always been a challenge due to the limited number of FPGA I/Os and FPGA-specific clocking trees. Aldec provides a HES-DVM prototyping toolbox that automates design partitioning for multiple FPGAs and integrates an ultra-fast HES Proto-AXI host bridge.

Aldec is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Embedded, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.

Aldec Logo

For more product information, please contact or your local distributor.

Aldec, Inc.
2260 Corporate Circle, Henderson, NV 89074, USA
+702.990.4400 |

Copyright © 2019 Aldec, Inc, All rights reserved.

You are receiving this email because you opted-in to receiving Aldec emails.


  • image.png
    53.1 KB · Views: 0