Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/alchip-technologies-rolls-out-high-performance-computing-packaging-capability.12745/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/JobRunner] => 1050070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000670
            [ThemeHouse/XPress] => 1010394
            [XF] => 2011270
            [XFI] => 1030270
        )

    [wordpress] => /var/www/html
)

ALCHIP TECHNOLOGIES ROLLS OUT HIGH PERFORMANCE COMPUTING PACKAGING CAPABILITY

Daniel Nenni

Admin
Staff member
Targets High Performance ASIC Demand

Milpitas, CA. May 19, 2020
– Alchip Technologies, Limited, the high-performance computing ASIC leader, rolled out its Chip-on-Wafer-on-Substrate (CoWoS ®) packaging capability.

CoWoS packaging, developed first by TSMC, is critical to successful deployment of today’s High-Performance Computing (HPC) ASICs. CoWoS is a 2.5D wafer-level multi-chip packaging technology first introduced by TSMC in 2012 that incorporates multiple side-by-side die on a silicon interposer. Individual chips are bonded through micro-bumps on a silicon interposer forming a chip-on-wafer. Packaging is completed by bonding a package substrate. The configuration improves interconnect density and performance.

Today’s CoWoS chiplet sets include high performance system-on-a-chip (SoC) and a high-performance memory (HBM) block. The CoWoS service covers multiple package designs. A new SoC and HBM2E high bandwidth memory configuration in a 65mmX65mm footprint joins an earlier SoC and HBM2E 55mmX55mm footprint. Alchip supports all TSMC 2.5D packaging solutions.

Alchip’s CoWoS design service covers system planning that includes architecture planning, power supply planning, package ball assignments, interposer die placement, SoC floor planning and IP/IO placement collaboration. It also includes full-service interposer physical design, substrate design, design-for-test (DFT) logic insertion, logic verification among interposer, SoC, and package, and CoWoS/package mechanical and warpage simulation.

According to Alchip Technologies’ President and CEO, Johnny Shen, “Packaging is the new ‘Moore’s Law’ for powerful high-performance computing challenges. Understanding and applying the technology is critical to meeting the demand for more functionality and greater performance in a smaller physical footprint. Our leading edge CoWoS service platform is scoped to cover from system planning, interposer design, test, qualification and to production.”
CoWoS is ideal for Hyperscalers, OEM’s and fabless IC device companies who require product-specific, high performance IC’s.

Alchip Technologies Limited has rolled out a new CoWoS capability specifically targeting high performance computing ASIC devices.

About Alchip
Alchip Technologies Ltd., headquartered in Taipei, Taiwan, is a leading global provider of silicon design and production services for system companies developing complex and high-volume ASICs and SoCs. The company was founded by semiconductor veterans from Silicon Valley and Japan in 2003 and provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced, including 7nm processes. Customers include global leaders in AI, HPC/supercomputer, mobile phones, entertainment device, networking equipment and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661) and is a TSMC-certified Value Chain Aggregator.
For more information, please visit our website: http://www.alchip.com
 
Top