Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?search/240002/&t=thread&c[content]=thread&c[users]=Amnon+Parnass&o=date
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

  1. A

    Code scavenging in chip design

    Design reuse is a booming trend in the chip design industry, the IP market is constantly growing and many select to purchase an IP over spending the effort and facing the risk of designing the required functionality. This approach works well for large design pieces where detailed specific...
  2. A

    Who needs design automation?

    Chip design automation, is naturally linked to the large tool makers, selling simulation tools, synthesis, timing and physical design. The answer in that case is clear, everybody need them to develop any chip of any size and complexity. The real debate revolves around the local efforts to...
  3. A

    Design for Verification on the block level

    Design for verification is defined differently by EDA vendors and other stake holders. The clearest definition you can find comes from synopsys: “the purpose of DFV is to leverage a designer’s intent and knowledge to strengthen the verification effort”. This definition calls for a clear...
Back
Top