Semiwiki on LinkedIn Semiwiki on Facebook Semiwiki on Twitter Register / Log in 
Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?search/241916/&t=thread&c[content]=thread&c[users]=nitinthapliyal&o=date
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

Search the forum Search Semiwiki WordPress
  1. N

    Do i need isocell for signal going from AON domain to SWD (off) domain?

    If Yes, than please explain. To my understanding it is not required.
  2. N

    Need of Isolation Cell in Lowpower Designs?

    why do we need isolation cell between two domains for a signal when one signal is coming from ON module and going to OFF module?</SPAN></SPAN> Description: In lowpower design, there are multiple clusters called domains which work on multiple supplies and also go into power-down mode when...
  3. N

    Can Post-layout simulation be done using partial tech-file?

    Is the technology file(i.e.LEF file) used during layout which contains layer,via,rules etc different from comp to comp(from ST to TI to Freescale)? If yes, than does it contains any common information? If yes, than what are those points? Can i create this file manually(something which...
  4. N

    To what extent lowpower design techniques reduce design cycle?

    In the initials of design development cycle, parallel to the functional verification activity. Designers use various techniques to identify the optimization in power, area, timing etc using various tools. After reaching to initial findings about power estimated for the design, they add...
Back
Top