Webinar: Efficient and Robust Memory Verification in Modern SoCs Using Formal Equivalence Checker
OnlineWith the increasing complexity and importance of memories in modern ICs, there is a clear need for specialized tools and techniques for the design and verification of embedded memory blocks. Traditional methods like SPICE simulation and cell-based formal verification have limitations; SPICE offers circuit-level accuracy but limited coverage, while cell-based methods can't fully represent transistor-level …
