The National Institute of Standards and Technology (NIST) will host the Semiconductor Traceability and Provenance Workshop on Tuesday, January 27, 2026, at the NIST National Cybersecurity Center of Excellence (NCCoE) …
Continue reading "Semiconductor Traceability and Provenance Workshop"
Timing closure is one of the most challenging aspects of ASIC design. While traditionally seen as a backend process, its resolution begins at the architectural level and extends through the …
About this event Join our upcoming webinar to discover how Keysight is powering the future of heavy-duty electric transportation with advanced megawatt-charging test solutions. Learn how to validate ultra-high-power delivery beyond 3 MW, ensure …
About this event As power levels rise and systems scale, high-power testing becomes more complex and time-consuming. This hands-on Power Solutions Seminar focuses on practical test strategies for batteries, fuel cells, green …
In this webinar, we will explore the growing threat that AI-fueled cyberattacks pose to chip designs and how to add expert-level security verification to your design flow to minimize those …
Continue reading "Webinar: Why AI-Assisted Security Verification For Chip Design is So Important"
As hardware designs grow more complex, architectural exploration is increasingly critical to delivering differentiated silicon. Teams frequently develop promising architectures only to discover late in the cycle that physical implementation …
Date: Feb 04, 2026 | 9:00 AM PST Featured Speakers: Dr. Yervant Zorian , Chief Architect and Fellow at Synopsys, President of Synopsys Armenia Dr. Sandeep K Goel, Senior Director, TSMC Our upcoming Synopsys webinar …
Date: Feb 05, 2026 | 9:00 AM PST Featured Speakers: Varun Agrawal, Product Manager, Synopsys Jon Ames, Product Manager, Synopsys Discover how UALink enables open, scalable, secure interconnects for AI workloads—and how Synopsys IP …
Continue reading "Webinar: Building Efficient, Secure, and Scalable AI Systems with UALink"
Join us for Demo Day – Signal Generators and discover how to accelerate and optimize RF testing with the capabilities offered by these instruments in our test bench. Learn how to perform …
Intro The Compact-Q DEER Spectrometer is designed to support researchers in academia and industry to efficiently characterize quantum materials, develop devices for quantum sensing, advance and validate algorithms to control …
Continue reading "Webinar: Meet Compact-Q DEER Spectrometer, Your Gateway to Quantum Innovation"
Date: Feburary 11-13, 2026 Hours February 11, 2026 | 10:00-17:00 (Last entry 16:30) February 12, 2026 | 10:00-17:00 (Last entry 16:30) February 13, 2026 | 10:00-16:00 (Last entry 15:30) Venue …
About ISSCC The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working …
Continue reading "2026 IEEE International Solid-State Circuits Conference (ISSCC)"
All the Solutions for Developing Chiplets 2025 Keynote Addresses from Industry Leaders: Alphawave Semi, Arm, Cadence Design Systems, Keysight, Open Compute Project, Synopsys, Teradyne 2025’s Main Topics Included: AI/ML Acceleration, …
Aerospace, defense, and other mission-critical technologies face rapidly evolving hardware threats. A hobbyist can add a single board computer to a consumer device. A nation-state can scale an exploit across …
Continue reading "Webinar: How Secure Are Your Critical Aerospace & Defense Systems?"
Formatting Advanced Packaging for the Next Generation The evolution of Advanced Package Technology is experiencing substantial changes as system designs directly drive package performance requirements—an unprecedented development in the industry. …
Semiconductor and integrated circuit developments continue to proceed at an incredible pace. For example, today's application-specific ICs and microprocessors can contain upwards of 100 million transistors. Traditional testing relies on …
