Webinar: Getting the Most Out of Your Custom Waveforms

Webinar: Getting the Most Out of Your Custom Waveforms
by Admin on 06-10-2020 at 9:00 am

Overview

Want to get more out of your current tools? Discover how to get the best out of visualizing your waveforms in the Cadence® Virtuoso® ADE Product Suite.  A detailed explanation and demo will provide something for all levels of experience with the tool.

The webinar will cover:

  • Navigating around the graph to focus on areas
Read More

Because X doesn’t always mark the exact spot

Because X doesn’t always mark the exact spot
by Don Dingee on 11-30-2013 at 1:00 pm

Digital hardware has a habit of deciding – based on the bias and behavior of transistors – to drive outputs to a 0, or a 1, or if commanded a high-impedance Z state. SystemVerilog recognizes a fourth state: X, the “unknown” state a simulator has trouble inferring.

Simulators have a choice. Under X-optimism, they can convert the unknown… Read More