Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=114324
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/EmailDomainReplace] => 1000010
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2031070
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
So it's deceptive to post it as if it shows a usability comparison between high-NA and SALELE low-NA, because it would lead people to...
Jun 18, 2026
One other important consideration for high NA is stitching. I don't think Intel can skirt around it. The High-NA scanner's throughput...
Jun 18, 2026
M
One additional point:
The optical path is not only attached, powered, aligned, cooled, and coupled to function inside the package.
It...
Jun 18, 2026
B
FYI: I was told privately by a trusted source that these numbers are not correct. The correct numbers are under strict NDA which I will...
Jun 18, 2026
B
TSMC notes from SPIE:
High-NA EUV remains challenged in yield as stochastic defect makes high-NA EUV linewidth roughness even harder to...
Jun 18, 2026
B
Intel at SPIE-Feb, from 2024 to 2026, which team is talking, Dev or Prd?
Jun 18, 2026
B
I also note the data is 2-3 years old, in other words before anyone has any experience with trying to actually put high-NA into volume...
Jun 18, 2026
B
Intel says you don't need Double Patterning for 0.55NA 24nm pitch
Jun 18, 2026
B
Indeed -- but my point was that in N2 TSMC *already* have a smaller M0 pitch than single-exposure high-NA can deliver, as you said: "No...
Jun 18, 2026
No of course you can't -- all I was saying is that chip pricing matters more at the low end, at the high end you can charge more to...
Jun 18, 2026
Intel will probably need fewer units, but the challenges of cost and throughput may not be any less—if not greater. For example...
Jun 18, 2026
S
One other important consideration for high NA is stitching. I don't think Intel can skirt around it. The High-NA scanner's throughput...
Jun 18, 2026
S
FYI: I was told privately by a trusted source that these numbers are not correct. The correct numbers are under strict NDA which I will...
Jun 18, 2026
F
One other important consideration for high NA is stitching. I don't think Intel can skirt around it. The High-NA scanner's throughput...
Jun 18, 2026
So it's deceptive to post it as if it shows a usability comparison between high-NA and SALELE low-NA, because it would lead people to...
hist78 reacted to IanD's post in the thread Trump says Apple will build chips with Intel in the US with
Like.
No of course you can't -- all I was saying is that chip pricing matters more at the low end, at the high end you can charge more to...