Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=110435
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2031070
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
BREAKING: Intel announced it is joining the Terafab project with SpaceX, xAI, and Tesla to scale chip production toward 1 TW/year of AI...
Apr 7, 2026
N
BREAKING: Intel announced it is joining the Terafab project with SpaceX, xAI, and Tesla to scale chip production toward 1 TW/year of AI...
Apr 7, 2026
S
@Fred Chen
the die size is actually well published. techinsights has tons of info (Public). you don't need a detailed teardown to get...
Apr 7, 2026
S
100% agree with you. I think Intel needs to look at "value options" to end this Intel 10nm and Intel 7 nonsense (I am shocked at how...
Apr 7, 2026
F
I had gathered from TechInsights that the array area efficiency was just over 50% for 1b (LP)/DDR5, but also from them I only have one...
Apr 7, 2026
That first generation success showed up all over the place. By 2012, Xilinx was highlighting their new tiled product at every venue...
Apr 7, 2026
F
@Fred Chen
the die size is actually well published. techinsights has tons of info (Public). you don't need a detailed teardown to get...
Apr 7, 2026
A
Actually we have a cost model for the final product. We have a model for TSM prices, die size, yield etc.
IFS sells wafers to Intel...
Apr 7, 2026
U
The Triad of 1.8 Tb/s Convergence"
Title: Governing the 1.8 Tb/s Reality Gap: EM Corridors, Power Architectures, and Agentic AI
The...
Apr 7, 2026
M
I worked closely with Pat on and off for years. He seemed mostly optimistic about himself and his strategies. I think other Intel...
Apr 7, 2026
M
100% agree with you. I think Intel needs to look at "value options" to end this Intel 10nm and Intel 7 nonsense (I am shocked at how...
Apr 7, 2026
M
@Fred Chen
the die size is actually well published. techinsights has tons of info (Public). you don't need a detailed teardown to get...
Apr 7, 2026
K
That first generation success showed up all over the place. By 2012, Xilinx was highlighting their new tiled product at every venue...
Apr 7, 2026
K
Mr. Chandrasekaran probably doesn’t know that TSMC began working on advanced packaging as far back as 2009.
The following text is part...
Apr 7, 2026
U
One thing I've kept an eye on over the past 25 years is, the largest number that has been factored by Shor's (quantum) algorithm.
In...
Apr 7, 2026
hist78 reacted to NY_Sam2's post in the thread "Intel is proud to join the Terafab project with @SpaceX, @xAI, and @Tesla to help refactor silicon fab technology" with
Like.
BREAKING: Intel announced it is joining the Terafab project with SpaceX, xAI, and Tesla to scale chip production toward 1 TW/year of AI...