Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=108485
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030970
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
P
This section is incorrect. AMD uses UALink within a rack for scale-up. Ultra Ethernet is a scale-up scale-out network used between...
Mar 2, 2026
P
Samsung is No 2 now, South Korea will be the new TSMC.
Mar 2, 2026
An aerial view from February 2025 shows construction progress at Intel's Ohio One campus where Intel plans to invest more than $28...
Mar 2, 2026
March 2, 2026Last Updated
Intel Xeon 6 with E-cores delivers improved performance with increased power efficiency and is perfect for...
Mar 2, 2026
B
Is this many chiplet design was built this way specifically because of the 18A target and yield curve / ramp considerations? I...
Mar 2, 2026
C
I think there has been a proliferation of program managers, TPMs, and product mangers at really all tech companies over the last decade...
Mar 2, 2026
A/MLD is a slow, i.e., expensive, way of depositing photoresist, compared to standard spin-coat.
Mar 2, 2026
M
Old comment "As I have mentioned like a broken record, Intel was prioritizing AI accelerators in 2010 and had multiple projects working...
Mar 2, 2026
N
not new info, Intel 18A 1st chip = Panther Lake compute tile, 2nd chip = Clearwater Forest compute tile 3x4 dies per reticle field, each...
Mar 2, 2026
S
NV continues to find strategy use for its large cash reserve ... My optical friends will be further pumped up.
Key Points
Nvidia is...
Mar 2, 2026
ROCKVILLE, Md., Feb. 19, 2026 /PRNewswire/ — Ceva, Inc. (NASDAQ: CEVA), the leading licensor of silicon and software IP for the Smart...
Mar 2, 2026
ROCKVILLE, Md., Feb. 17, 2026 /PRNewswire/ — Ceva, Inc. (NASDAQ: CEVA), the leading licensor of silicon and software IP for the Smart...
Mar 2, 2026
ROCKVILLE, Md., Feb. 17, 2026 /PRNewswire/ — Ceva, Inc. (NASDAQ: CEVA), the leading licensor of silicon and software IP for the smart...
Mar 2, 2026
Ceva-Waves Connectivity IPs Enable Renesas to Deliver Flexible, Power-Efficient Wireless Solutions for Next-Generation IoT System...
Mar 2, 2026
S
agree internal design capability is Intel's key asymmetrical advantage over tsmc. Whether intel can leverage it, unfortunately, is very...
Mar 2, 2026
Like.
This section is incorrect. AMD uses UALink within a rack for scale-up. Ultra Ethernet is a scale-up scale-out network used between...
Daniel Nenni posted the thread Intel Ohio One Construction Timeline Update in SemiWiki Main Forum ( Ask the Experts! ).An aerial view from February 2025 shows construction progress at Intel's Ohio One campus where Intel plans to invest more than $28...
Xebec reacted to Fred Chen's post in the thread This Innovation Could Make the Perfect Silicon Chip—and End Moore’s Law with
AmandaK posted the thread Ceva to Participate in Upcoming Investor Conferences and Industry Events in CEVA.ROCKVILLE, Md., Feb. 19, 2026 /PRNewswire/ — Ceva, Inc. (NASDAQ: CEVA), the leading licensor of silicon and software IP for the Smart...
