Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=106356
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030970
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
M
As some people also discussed the efficiency of INTEL's operations regarding R&D and general operations a last table comparing the...
Jan 30, 2026
S
I think
Age of Hardware is over Inverse Cramer can't be wrong
Jan 30, 2026
S
That's the reality nowadays -- basic pitches that set cell size (M0 and CPP) are almost identical for N3/N2/A16/A14, the gate density...
Jan 30, 2026
B
Don't laugh, "Funding secured!!"
Jan 30, 2026
C
That's the reality nowadays -- basic pitches that set cell size (M0 and CPP) are almost identical for N3/N2/A16/A14, the gate density...
Jan 30, 2026
That's the reality nowadays -- basic pitches that set cell size (M0 and CPP) are almost identical for N3/N2/A16/A14, the gate density...
Jan 30, 2026
During the last year many discussions on this SemiWiki website centered on the reasons why Intel started struggling versus the success...
Jan 30, 2026
That's the reality nowadays -- basic pitches that set cell size (M0 and CPP) are almost identical for N3/N2/A16/A14, the gate density...
Jan 30, 2026
Without High NA EUV
Without Dry Photoresist
Without Pattern Sharpening
Only rely on Double / Quad Patterning, we know the story of...
Jan 30, 2026
we went through this 5 years ago with the rumors. Lets see when we get commits, tapeouts and Wafers.
And again, the issue isnt only...
Jan 30, 2026
D
I have worked with multiple factories in Singapore. US can get within 5% on Fab wafer cost (Singapore can be expensive on many items)...
Jan 30, 2026
D
You mean add another not-really-big-enough-volume (and late to market!) process to the one they're already got -- plus you need...
Jan 30, 2026
D
It's not that simple, the metal stack and processing and qualification and DK and extraction and layout and libraries and SRAMs and...
Jan 30, 2026
I
That's the reality nowadays -- basic pitches that set cell size (M0 and CPP) are almost identical for N3/N2/A16/A14, the gate density...
Jan 30, 2026
D
Depends what you mean by "most customers"... ;-)
TSMC have said the BSPD (A16 process as opposed to N2) is suitable for HPC chips with...
Jan 30, 2026
Like.
As some people also discussed the efficiency of INTEL's operations regarding R&D and general operations a last table comparing the...
hist78 reacted to IanD's post in the thread Intel Foundry is way behind TSMC, but the goal is #2 by 2030 with
user nl posted the thread Running a foundry of Cash Cows and Little Fish: TSMC and the role of chiplets in SemiWiki Main Forum ( Ask the Experts! ).During the last year many discussions on this SemiWiki website centered on the reasons why Intel started struggling versus the success...
Xebec reacted to IanD's post in the thread Intel Foundry is way behind TSMC, but the goal is #2 by 2030 with
kvas reacted to MKWVentures's post in the thread Intel Secures TSMC Overflow Orders, Challenging Samsung Foundry with
