Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=103524
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030970
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
S
@MKWVentures Fab52 is 40K WSPM according to Naga
Dec 19, 2025
S
Intel was once the world’s largest semiconductor company, but its market cap plummeted in recent years as the chipmaker fell behind...
Dec 19, 2025
S
i don't know where did you get this but they can do graphics and their new IP is wayyy better than larabee like they are beating AMD...
Dec 19, 2025
B
At TechInsights we do detailed floorplan analysis of various chips. A little over a year ago I took 10 leading edge logic chip...
Dec 19, 2025
I think you misinterpret decisions required due to failure with poor strategy. No company, including Intel can do what ever it puts its...
Dec 19, 2025
You're talking about architecture changes here, all of which which are perfectly valid but are independent of the tradeoff between PDP...
Dec 19, 2025
M
I think you misinterpret decisions required due to failure with poor strategy. No company, including Intel can do what ever it puts its...
Dec 19, 2025
I
I might be telling my granny to suck eggs, but make sure you use realistic values for gate type (not just inverters), fanout (to match...
Dec 19, 2025
D
At TechInsights we do detailed floorplan analysis of various chips. A little over a year ago I took 10 leading edge logic chip...
Dec 19, 2025
D
And as I said there's an optimum voltage for lowest PDP (power-delay product), and in my experience (all transistor types, N7 down to...
Dec 19, 2025
D
Which is true -- I was trying to correct the misapprehension that lower voltage is always better for efficiency/energy use, because it's...
Dec 19, 2025
D
Here is the story:
HP had a big R&D group which spun out Agilent Technologies which became Avago. This was Hock Tan's doing. Avago had...
Dec 19, 2025
C
Good discussion. I'm going to run spice today.
Dec 19, 2025
I
You're talking about architecture changes here, all of which which are perfectly valid but are independent of the tradeoff between PDP...
Dec 19, 2025
D
Because no other chip's power consumption accounts for 80% of total cost.
Let's check 5nm as an example. If Latch/DFFs account for 30%...
Dec 19, 2025