Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=103242
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030770
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
Mustafa Suleyman, chief executive officer of Microsoft AI, speaks during an event commemorating the 50th anniversary of the company at...
Sunday at 9:21 AM
P
A sheet with core sizes of CPU Cores
https://docs.google.com/spreadsheets/d/1r_RGcH02hcM2p-UYIbJFBJ_vJYrwtdC7w1dWXda0iwI/edit?gid=0#gid=0
Sunday at 6:49 AM
S
siliconbruh999 replied to the thread
PAX SILICA .
You missed Intel/Micron/TI/GF
Saturday at 9:36 PM
S
first thing requires reverse engineering and second thing i have seen a source for it but it's only for fewer comparison
Saturday at 9:33 PM
F
Actually TSMC N7 to N5 M2 pitch shrink (40 nm to 35 nm) wasn't enough by itself to justify a node change. Gate pitch shrink was also...
Saturday at 9:06 PM
F
TSMC N6 changed diffusion break from double to single, that in itself is enough to put it above 100 MTr/mm2. So it is a noticeable jump...
Saturday at 8:47 PM
L
It seems like N+3 is truly G57H228 ( come from Techinsight decap data).
Hard to judge whether this is 5nm or not.
Techinsight think...
Saturday at 8:13 PM
K
Great list - would be interesting to look at number of transistors and rough power / performance curve of each core.
Saturday at 7:40 PM
A sheet with core sizes of CPU Cores
https://docs.google.com/spreadsheets/d/1r_RGcH02hcM2p-UYIbJFBJ_vJYrwtdC7w1dWXda0iwI/edit?gid=0#gid=0
Saturday at 6:55 PM
D
N2 elvt threhold is around 0.1v.
The real trick is leakage.
Most btc mining chips are using dynamic logic which are almost impossible...
Saturday at 6:21 PM
You heard it here first: AMD $AMD is planning to use Intel $INTC foundry to manufacture chips in the USA (not just packaging). During my...
Saturday at 6:20 PM
Daniel Nenni replied to the thread
PAX SILICA .
What is Pax Silica?
We affirm our shared commitment to advance mutual prosperity, technological progress, and economic security for...
Saturday at 6:15 PM
S
interesting. i thought bit mining is mainly performance driven. Lowering vdd to 0.25v using existing leading edge means they are all...
Saturday at 5:43 PM
S
BTC mining chips .
TSMC N3P and N2.
Saturday at 5:42 PM
S
CNBC Marathon investigates the intricate, high-stakes world of semiconductor manufacturing from the Dutch labs powering AI chip...
Saturday at 4:21 PM
Daniel Nenni posted the thread Microsoft AI boss Suleyman opens up about his peers and calls Elon Musk a ‘bulldozer’ with ‘superhuman capabilities to bend reality to his will’ in SemiWiki Main Forum ( Ask the Experts! ).Mustafa Suleyman, chief executive officer of Microsoft AI, speaks during an event commemorating the 50th anniversary of the company at...
Like.
A sheet with core sizes of CPU Cores https://docs.google.com/spreadsheets/d/1r_RGcH02hcM2p-UYIbJFBJ_vJYrwtdC7w1dWXda0iwI/edit?gid=0#gid=0
Xebec reacted to siliconbruh999's post in the thread Core Size Info from CPU Cores from Intel/AMD/Apple/MTK/QCOM with
