Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=102828
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2030770
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
It looks like they improved N3 from 34 to 38 Mb/mm2, which is same as N2 currently. That's impressive using N3 design rules. Could the...
Dec 7, 2025
F
It looks like they improved N3 from 34 to 38 Mb/mm2, which is same as N2 currently. That's impressive using N3 design rules. Could the...
Dec 7, 2025
F
It seems that N3P = N2 for SRAM density then, but both of those have some density improvement vs N3E (Apple A18 Pro), and N3B (Various...
Dec 7, 2025
F
@Fred Chen apparently there is no macro size improvement as well in N2 vs N3
Dec 7, 2025
Intel originally announced its intentions to de-bloat the x86 instruction set by developing a simplified 64-bit mode-only x86S version...
Dec 7, 2025
TSMC manufactures wafers in the United States, but currently still needs to ship them back to Taiwan for packaging and testing. Future...
Dec 7, 2025
Intel originally announced its intentions to de-bloat the x86 instruction set by developing a simplified 64-bit mode-only x86S version...
Dec 7, 2025
It seems that N3P = N2 for SRAM density then, but both of those have some density improvement vs N3E (Apple A18 Pro), and N3B (Various...
Dec 7, 2025
@Fred Chen apparently there is no macro size improvement as well in N2 vs N3
Dec 7, 2025
K
This chip was taped out domestically earlier this year, following the US-imposed ban last year on GPUs being made by TSMC and Samsung...
Dec 7, 2025
S
@Fred Chen apparently there is no macro size improvement as well in N2 vs N3
Dec 7, 2025
F
Samsung 8nm is their last non-EUV node. Since Intel 7 process is still releasing new products(Xeon 6, wow...), no wonder Samsung 8nm is...
Dec 7, 2025
S
Samsung 8nm is their last non-EUV node. Since Intel 7 process is still releasing new products(Xeon 6, wow...), no wonder Samsung 8nm is...
Dec 7, 2025
F
Nintendo Switch 2 is made using 8nm as well
Dec 7, 2025
S
Nintendo Switch 2 is made using 8nm as well
Dec 7, 2025
It looks like they improved N3 from 34 to 38 Mb/mm2, which is same as N2 currently. That's impressive using N3 design rules. Could the...
Like.
@Fred Chen apparently there is no macro size improvement as well in N2 vs N3
Daniel Nenni reacted to Xebec's post in the thread Intel officially ends X86S (debloat) initiative with