Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/progress-being-made-at-tsmc-phoenix-site.19872/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2031070
            [XFI] => 1060170
        )

    [wordpress] => /var/www/html
)

Progress being made at TSMC Phoenix site

TSMC N4 and N3 will be very long nodes so these fabs should be full in no time.
Hey Dan why do you think nvidia went to N4P for Blackwell instead of N3 or N3E? Is it so they can keep an upgrade path so they can have another easy leap in performance when they move down to N3P or something?
 
Hey Dan why do you think nvidia went to N4P for Blackwell instead of N3 or N3E? Is it so they can keep an upgrade path so they can have another easy leap in performance when they move down to N3P or something?

Pretty sure it was timing. N4 was ready, N3E was not. Blackwell was not an easy chip to design so they needed a stable PDK/process from the start.
 
Back
Top