You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
The tech Kioxia and WD are working on is interesting, Micron is about where I thought they were, SK is doing better than I thought, and Samsung is both doing better and worse than I thought.. YMTC seems to be doing great and good for them that they can stand on their own two feet (sort of). The big question I suppose is that because Micron got to 200+ layers before YMTC and already are ramping like crazy, will YMTC's lead be short lived and if it is will they keep swinging back to surpass or match Micron?
YMTC's approach is quite different compared to others'. They use additional CMOS wafer to implement pheripheral logics. This give them additional density boost to cell wafers and better speed to interface but extra CMOS wafer and metal layers can be burdening(Other companies are using PUC). Not sure if this approach can be beneficial to memory business which is mostly commodity. Since WD is also considering wafer stacking(not sure how they're going to implement that), YMTC chip itself might find a market fit. For example, customers like Apple, they can use some exotic NANDs since they can control both hardware and OS.
