Array
(
[content] =>
[params] => Array
(
[0] => /forum/threads/how-to-formally-verify-arithmetic-blocks-such-as-16-bit-adders-and-multipliers.1433/
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/EmailDomainReplace] => 1000010
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2031070
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
how to "Formally" verify arithmetic blocks such as 16 bit+ adders and multipliers
how to "Formally" verify arithmetic blocks such as 16 bit+ adders and multipliers
I am looking for latest formal methods of verifying arithmetic blocks such as large 16 bits or more multipliers, adders and other arithmetic blocks.
Secondly, how to do formal verification of a synthesized gate-level netlist say of a 16 bit or 32 bit multiplier.
Any insight, examples, methodology or white papers shall be highly appreciated.
Thanks and Kind Regards,
Daneil
I know this area a bit. All the solutions that i have seen suffer from scalability issues as formal techniques can not deal with large state space.
Daneil
I know this area a bit. All the solutions that i have seen suffer from scalability issues as formal techniques can not deal with large state space.
Here is an introduction paper on theorem-prover based formal method:
G. Chen</SPAN> and F. Liu, </SPAN> Proofs of correctness and properties of integer adder circuits, </SPAN> </SPAN>
in IEEE Transactions on Computers, Vol. 59, No. 1, Jan., 2010.</SPAN></SPAN>
Thanks lingcore. I have seen this paper before.
If you know any papers on formally verifying multipliers, please let me know.
THanks
Kind Regards,
Thanks lingcore. I have seen this paper before.
If you know any papers on formally verifying multipliers, please let me know.
THanks
Kind Regards,
There are plenty of them. An earlier paper is:
Circuits as streams in Coq: Verification of a sequential multiplier
by
Christine Paulin-Mohring
Thanks lingcore encore (which means again)
Could you list an easier paper which goes beyond theorem proving.
I have seen suffer can not deal with large state space.
Good to the last second--
DVD sales online .
Automatic (i.e. non theorem-proving based) techniques can verify adders, comparators, etc. even if they are huge. Most commercial and free tools do that.
Multipliers and dividers are more tricky. Some techniques such as using *BMDs (Binary Moment Diagrams) have been popular some 15 years ago for that.
larditi
could you name the commercial and free tools for adders and comparators that you are talking about.
THanks
Kind Regards,
tariq
I prefer not to name tools on this forum. But Google for hardware formal verification, model checking, property checking, etc.