Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/european-chip-startup-pulls-off-working-risc-v-solution-on-the-intel-3-node-marking-one-%E2%80%98small%E2%80%99-step-towards-having-sovereign-infrastructure.24561/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2030970
            [XFI] => 1060170
        )

    [wordpress] => /var/www/html
)

European Chip Startup Pulls Off Working RISC-V Solution on the Intel 3 Node, Marking One ‘Small’ Step Towards Having Sovereign Infrastructure

Daniel Nenni

Admin
Staff member
Two people examining a green electronic circuit board connected to multiple black cables, with a tray of colorful chips in
Image Credits: BZL

A European chip lab based in Barcelona has developed a computing architecture featuring RISC-V and an Intel process, marking it the first step towards "sovereign infrastructure".

There's always a debate in the mainstream technology industry about Europe's role in the AI revolution, given that the region has few "independent" ventures that have contributed to the computing race. While we won't go into this debate for now, the Barcelona Zettascale Lab (BZL) has completed an "experimental" build of its Cinco Ranch TC1 chip. According to the lab's report, this marks one of the first occasions within Europe where a computing architecture dedicated to "sovereign supercomputing technologies" has surfaced.

Successfully booting Linux in a stable manner and verifying that the chip reaches the expected frequencies confirms the maturity of the design and the quality of the work carried out by the BZL teams.
- Miquel Moretó

Diving a bit into the technicals, BZL has revealed that its TC1 chip has reached an operating frequency of 1.25 GHz, with a three-core configuration that lays out pretty interestingly. Featuring the open-source RISC-V architecture, BZL integrates three RISC-V cores on a single die, each focused on specialized workloads. The three cores feature the Sargantana, Lagarto Ka, and Lagarto Ox microarchitectures, with primary focuses on efficiency, vector workloads, and scalar processing, respectively.

A lab workstation displays two monitors; the left showing code with 'CINCORANCH' and the right with a graph, surrounded by

The TC1 chip is a one-of-a-kind tenary heterogeneous architecture, different than what you see in traditional approaches with the standard P/E core distribution. The idea is to target workloads with extreme granularity, allowing BZL to potentially outperform mainstream solutions in specific tasks, although it is too early to conclude right now.

More importantly, the TC1 chip is also built in partnership with Intel. According to the manufacturer, the TC1 features an Intel 3 process, and, interestingly, BZL conducted evaluation tests alongside TSMC's N7 node, validating the "quality, feasibility, and robustness of the RTL code". Of course, BZL is far away from coming up with a computing solution that sees mainstream adoption, but it is a 'baby' step towards achieving independent infrastructure options.

 
Back
Top