You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
We've heard that 18A yields were still on improvement path toward the end of 2025. Parametric yields could also result from stochastics as manifested in uniformity. But EUV yield is intrinsically erratic, since the D0 (from stochastics) can vary over an order of magnitude.
If Backside or GAA/RibbonFET are new sources of yield loss, then relaxing to 36 nm pitch looks understandable. That said, high defect density at 36 nm pitch has been noted publicly before by imec, Samsung, and even (indirectly) TSMC.
Did Intel just delay their 14A node by a year?
At Cisco's AI Summit this month, Intel CEO Lip-Bu Tan announced that Intel's 14A node will be in risk production in 2028 and volume production in 2029, representing a 1 year slip from prior disclosures of a 2027 risk production start date. The...
Yes, a 32 nm pitch direct EUV print is highly risky and ppm-level defect probabilities have already been reported in several published sources (besides myself, Samsung/ASML and imec/Siemens) for 40 nm pitch and below. Probably even more difficult is the wide range (over an order of magnitude) of...
Ok, I'm not sure if the author is doing solely a speculative analysis or has the teardown. Author mentions five M0 tracks, but the cell height is determined by six 38 nm pitch M2 tracks (=228 nm).
I had the understanding that TechInsights did the analysis for this, so I'm not sure if that is...
A zoom-in on the slide confirms this picture as well: https://www.techpowerup.com/345929/intel-and-softbank-subsidiary-saimemory-partner-on-next-gen-z-angle-memory#g345929-2
This picture is more accurate than all those ridiculous AI-generated art with diagonals.
The idea is to have more DRAM dies stacked laterally on their sides. The interconnects between the dies are part of the package rather than going through the dies.
The referred Intel patent application is...
Feb 10, 2026 at 11:18am EST
China's CXMT is expanding its presence in the HBM market, aiming to capitalize on the AI frenzy, as the company is now reported to be converting a large chunk of its DRAM output.
CXMT's Capacity Shift Towards HBM Does Put the Idea of "Cheaper" Consumer Memory Under...
PC makers are getting desperate for memory chips.
The ongoing memory chip shortage is forcing leading PC makers to consider sources outside of the traditional big three suppliers — Micron, Samsung, and SK hynix. According to Nikkei, sources say that Dell and HP have started qualifying DRAM from...
Intel did not release any schematics, and there are plenty of AI-generated pictures around :ROFLMAO:
But from this graphic, it looks like combining vertically stacked DRAM dies and EMIB.
2026/02/04 13:11:08
Economic Daily reporter Cui Xinfang/instant report
In response to recent media reports pointing out that Changxin Storage (CXMT) sells DDR4 at a much lower price than the market price, raising market doubts about the price trend of the old generation memory, and the market...
Almost certainly, all of it is going to domestic customers, and it's likely not enough to go around even there. But in the outside chance it does go to US, we'll have to see what mood Trump is in.
2026-01-21 Henrik Bork
For the construction of AI data centers, so many DRAM memory chips are needed worldwide that there are no longer enough left for manufacturers of smartphones and computers. The current situation gives Chinese manufacturers like CXMT a boost.
The demand for memory chips...
