Array
(
[content] =>
[params] => Array
(
[0] => /forum/whats-new/latest-activity?before_id=111747
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/EmailDomainReplace] => 1000010
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2031070
[XFI] => 1060170
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
One year into his tenure, Intel CEO Lip-Bu Tan struck a markedly different tone on the company's outlook. At the first-quarter 2026...
May 4, 2026
One year into his tenure, Intel CEO Lip-Bu Tan struck a markedly different tone on the company's outlook. At the first-quarter 2026...
May 4, 2026
I was honestly surprised they didn't start fabbing the GPUs as their own fabs for economies of scale reasons...
Also, I thought AMD...
May 4, 2026
The fact that Intel has tried to move into foundry twice before leads me to believe they understood they were heading for an economy of...
May 4, 2026
F
CXMT first discussed their 3D DRAM at IMW 2023: https://ieeexplore.ieee.org/document/10145931
Abstract:
Continuous shrinking of dynamic...
May 4, 2026
F
I think that Intel spent much of its history depending heavily on having a better process available to their designs .... sometimes...
May 4, 2026
A
The fact that Intel has tried to move into foundry twice before leads me to believe they understood they were heading for an economy of...
May 3, 2026
A
I think that Intel spent much of its history depending heavily on having a better process available to their designs .... sometimes...
May 3, 2026
O
Had to look it up, but man ..... that just seems crazy. Aligning two exposures? One has to wonder how steady the Earth is over at TSMC...
May 3, 2026
F
Let's not forget a High-NA stitch is an extra pass.
May 3, 2026
B
Saimemory 😂😂😂
Almost 20 years in Singapore , everytime I see the word "Sai" on anything gives me a laugh
May 3, 2026
F
It's a good thing those High NA machines are so cost effective ;).
I have been wondering the same thing. As processes add MORE passes...
May 3, 2026
O
It's a good thing those High NA machines are so cost effective ;).
I have been wondering the same thing. As processes add MORE passes...
May 3, 2026
O
From the abstract:
Buried multilayer (ML) defects in EUV masks continue to pose a significant challenge to imaging fidelity and yield...
May 3, 2026
Yes, more Gb (expected in DDR5) also takes more clock cycles (tRFC) but those cycles could also be shorter.
May 3, 2026
Daniel Nenni reacted to user nl's post in the thread Commentary: Intel names TSMC as key partner; insider drives its comeback with
Like.
One year into his tenure, Intel CEO Lip-Bu Tan struck a markedly different tone on the company's outlook. At the first-quarter 2026...
user nl posted the thread Commentary: Intel names TSMC as key partner; insider drives its comeback in SemiWiki Main Forum ( Ask the Experts! ).One year into his tenure, Intel CEO Lip-Bu Tan struck a markedly different tone on the company's outlook. At the first-quarter 2026...
Xebec replied to the thread TSMC's refusal of ASML's expensive High-NA EUV equipment, explained.I was honestly surprised they didn't start fabbing the GPUs as their own fabs for economies of scale reasons... Also, I thought AMD...