Sequencing of Power enable & Isolation enable b/w AON and switchable domains

[ababu29]

What is the sequence to be followed while disabling or enabling power to a Switchable domain ?

What are the typical signals involved other than 'power enable' and 'isolation enable' ?

Do we have some acknowledgment feed back from the switchable domain before disabling power ?

 

[Daniel Payne]

There's a lot of published information on a variety of power-gating to control power on SoCs. I've never heard of an acknowledgment feedback before disabling power.

Low Power Design Techniques for ASIC / SOC Design

ASIC-System on Chip-VLSI Design: Power Gating

ASIC-System on Chip-VLSI Design: Clock Gating

ASIC-System on Chip-VLSI Design: Low Power Design Techniques