Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/threads/new-intel-senior-vp-is-from-cadence.23141/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

New Intel Senior VP is from Cadence

Daniel Nenni

Admin
Staff member
Srinivasan Iyengar is a former Cadence Fellow, probably followed Lip-Bu over. Good hire.

Michelle Johnston Holthaus CEO of Intel Products

1751931373678.png


Had a great time during my visit to the Intel Corporation Austin campus last week, also known as the "Silicon Hills.” It’s always valuable to hear what’s top of mind from some of our employees. I also enjoyed catching up with Srinivasan Iyengar - excited to have him on board as he ramps in his new role. Thanks again to Team Austin for the warm welcome.
 
Team Austin that team is responsible for Intel's E core and they are dishing out good design past couple of generation with 30%+ IPC Improvements rumors has it they are in charge for brand new Unified Core to unify Intel's P/E cores.
Kinda see that coming. Starting from Tremont uArch, e-core showed exceptional performances. I think even Gracemont(only 2 gens away from Skylake) is comparable to Skylake, using only quarter of Skylake's silicon size.
 
Kinda see that coming. Starting from Tremont uArch, e-core showed exceptional performances. I think even Gracemont(only 2 gens away from Skylake) is comparable to Skylake, using only quarter of Skylake's silicon size.
Well The lastest core Skymont is comparable to Raptor Cove or Last Gen AMD Zen4 core in IPC in integer workloads.
 
Back
Top