Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/search/644265/?c%5Busers%5D=Fred+Chen&o=date&page=2
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/EmailDomainReplace] => 1000010
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2031070
            [XFI] => 1060170
        )

    [wordpress] => /var/www/html
)

Search results

  1. F

    AMD takes over MEXT for memory tiering tech that enables 3D NAND flash to appear as DRAM to the OS in AI applications

    The endurance is an important consideration. Presumably, they will use overprovisioning, although that will only go so far, because it is, of course, going to be expensive. If they target 1e8 cycles, and the expected endurance is 1e5 cycles, for example, you might expect capacity on the order...
  2. F

    US Commerce Secretary Lutnick claims China has ASML EUV tool

    Could an ASML customer with sufficiently many EUV machines secretly sell one or some of them (in parts) to China without ASML knowing?
  3. F

    US Commerce Secretary Lutnick claims China has ASML EUV tool

    Allegedly, they took apart a DUV ASML machine and couldn't put it back together again, so needed to call ASML in.
  4. F

    AMD takes over MEXT for memory tiering tech that enables 3D NAND flash to appear as DRAM to the OS in AI applications

    AMD takes over MEXT for memory tiering tech that enables flash to appear as DRAM to applications — tech to 'address growing memory constraints' in the data center By Anton Shilov published June 16, 2026 AMD gains a team of experienced engineers too. AMD on Monday announced that it had acquired...
  5. F

    US Commerce Secretary Lutnick claims China has ASML EUV tool

    It's possible different individuals in China could have specialized knowledge about specific components of an ASML EUV system, e.g., mirror, source, etc. But it still takes an integrator with the accumulated decades of experience among many people like ASML to put it all successfully together...
  6. F

    TSMC being investigated by USITC for alleged patent violations

    From looking at these patents, it looks like the response from TSMC would be that they aren't being practiced or that they are so obvious from even earlier prior art that these patents should have been invalidated. Note that these patents originated with UMC. UMC most likely considered these...
  7. F

    TSMC being investigated by USITC for alleged patent violations

    Here is Gemini's list of the relevant 5 patents: 1. Raised Epitaxial Transistor Structures The Patent: U.S. Patent No. 7,745,847 ("Metal Oxide Semiconductor Transistor"). [1] What it covers: This patent covers a specific method for structuring the source and drain regions of a transistor using...
  8. F

    US Commerce Secretary Lutnick claims China has ASML EUV tool

    US claims China has ASML tool RESTRICTION BREACH: ASML said that it denies ‘unfounded rumors regarding non-compliance with export controls concerning China,’ and enforces controls strictly US Secretary of Commerce Howard Lutnick in a series of recent meetings outlined concerns to Dutch...
  9. F

    TSMC being investigated by USITC for alleged patent violations

    TSMC suit may be patent trolls BAD FAITH LITIGATION? The two companies, owned by a California-based private equity firm, could be seeking licensing fees or a settlement payout with the suit Taiwan Intellectual Property Office (TIPO) Director-General Liao Cheng-wei (廖承威) said yesterday he...
  10. F

    Intel 14A pitches Rumour

    Oh, I'm not available, regretfully, but thanks for the invite!
  11. F

    Intel 14A pitches Rumour

    One other important consideration for high NA is stitching. I don't think Intel can skirt around it. The High-NA scanner's throughput will depend on die/chiplet height even when stitching is not needed between parts of the chip. It's because of different numbers of row scans (2-3 shown below) to...
  12. F

    Intel 14A pitches Rumour

    It was a measure of confidence against "variability risk", the "variability" not being stochastics, but process steps, e.g., overlay, feature tone reversal, etc..
  13. F

    Intel 14A pitches Rumour

    So I went through the whole presentation just now. I am not sure why only one slide was posted originally by someone to make some judgments about High-NA vs. SALELE. This slide was actually in the middle of the talk, where the processes were compared to highlight that High-NA direct print would...
  14. F

    Intel 14A pitches Rumour

    Intel had the "confidence", from earlier (see the source years).
  15. F

    Intel 14A pitches Rumour

    Well wait, the SALELE is more extendible?
  16. F

    Intel 14A pitches Rumour

    Indeed, this must have gone thru TSMC's thinking, perhaps Samsung too?
  17. F

    Intel 14A pitches Rumour

    I recall TSMC already had 28 nm pitch M0 for N5P.
  18. F

    Intel 14A pitches Rumour

    21 nm pitch looks like a waste of NA, the stochastics is just too bad at this point.
  19. F

    Intel 14A pitches Rumour

    28 nm pitch was hinted at in an SPIE paper last year. There's no advantage for increasing NA from 0.33 to 0.55 for a 28 nm pitch. The image formation is the same (2-beam). The larger beam's angle for 0.33 NA has a lower mask multilayer reflectivity vs. 0.55 NA, which would lead to a ~10% dose...
Back
Top