hip webinar automating integration workflow 800x100 (1)

Design Engineer

Design Engineer
by Admin on 04-19-2022 at 3:50 pm

  • Full Time
  • US
  • Applications have closed
  • 2 to 7+ Years of experience in ASIC design
  • Expertise in micro-architecture, design of design blocks (IP) to system-on-chip (SoC) components
  • Experience in one/more of the following system bus interfaces like PCI Express, USB, SATA, SDIO, MIPI and /or AMBA.
  • Knowledge of SVA
  • Knowledge of memory controllers, CPU architecture is a plus
  • Knowledge of considerations for performance, power and cost optimization is desirable
  • Looking for highly motivated individuals and ability to deal with ambiguity
  • Ability to work in a team environment
  • Good debugging and problem solving skills
  • Ability to work with external technology companies for combined development of SOCs
  • Strong knowledge of Verilog
  • Very good experience in writing scripts in Perl or Python or TCL
  • Independent team player with excellent communication skills

SmartDV offers a unique opportunity for ambitious ASIC engineers. As a ASIC design and verification expert you will have range of projects to work with. You will have opportunity to work with industry’s best talent.

At SmartDV you will get to work on technologies which are very innovative and will have chance to contribute to this innovative technologies. If you think you know next big thing in verification, or you think you can solve next big issue in verification, then SmartDV is right place for you. Send your resume to jobs@smart-dv.com

Share this post via: