Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/search/294153/?c%5Busers%5D=Fred+Chen&o=date
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021770
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

  1. F

    Taiwan's No. 2 chipmaker UMC eyes entering cutting-edge race

    Probably 38 nm minimum metal pitch makes most sense (6 tracks 228 nm height). Intel shouldn't have to resort to pitch quartering. Pitch halving should be sufficient.
  2. F

    Exclusive: Intel's new CEO explores big shift in chip manufacturing business

    Since taking the company's helm in March, CEO Lip-Bu Tan has moved fast to cut costs and find a new path to revive the ailing U.S. chipmaker. By June, he started voicing that a manufacturing process that prior CEO Pat Gelsinger bet heavily on, known as 18A, was losing its appeal to new...
  3. F

    Exclusive: Intel's new CEO explores big shift in chip manufacturing business

    Potential write-off for "18A" process could cost hundreds of millions of dollars.
  4. F

    If China takes TSM?

    It should have been apparent already with the Hezbollah attacks.
  5. F

    If China takes TSM?

    EUV not so meaningful or not as meaningful as AI chips.
  6. F

    If China takes TSM?

    Recent poll shows support for Taiwan, though I'm not sure about respondent selection. https://www.taipeitimes.com/News/taiwan/archives/2025/06/30/2003839503
  7. F

    Intel 18A Process Node Offers 25% Higher Frequency At ISO & 36% Lower Power At Same Frequency Versus Intel 3, Over 30% Density

    Yes, with Intel 3 M2 being much looser, seems Intel 3 should have been less, if not the same. On the other hand, if 32 nm pitch vs. 30 nm pitch makes that much of a difference, then 32 nm pitch is still on a cliff.
  8. F

    Intel 18A Process Node Offers 25% Higher Frequency At ISO & 36% Lower Power At Same Frequency Versus Intel 3, Over 30% Density

    I read this finally as less single exposure EUV for M0-M2 layers for 18A compared to Intel 3 (?) Power rail pitch should be cell height (160 nm?) so dry DUV could even do that.
  9. F

    Samsung and SK hynix advance 4F² DRAM as gateway to 3D memory

    The South Korean chipmakers accelerate shift to vertical DRAM architecture By Chun Byung-soo, Kim Mi-geon Published 2025.06.18. 11:35Updated 2025.06.18. 14:42 Samsung Electronics and SK hynix are accelerating the development of next-generation three-dimensional (3D) dynamic random-access...
  10. F

    EUVL and Source Workshop 21-26 June 2025

    They should have invited the Russian 11.2 nm group: https://semiwiki.com/forum/threads/russian-11-2-nm-euv-light-source-deliberately-uses-shorter-than-asmls-euv-wavelength.22347/
  11. F

    Intel 18A Process Node Offers 25% Higher Frequency At ISO & 36% Lower Power At Same Frequency Versus Intel 3, Over 30% Density

    Back in Jan 2023, PG had said that Intel 3 had a "leading cloud, edge, and datacenter solutions provider" as a customer. https://www.tomshardware.com/news/intel-ifs-lands-3nm-to-make-3nm-chips-for-major-customer That did not happen apparently as it was not mentioned in 2024...
  12. F

    TSMC Manages to Maintain the Crown in the Foundry Market as Samsung Is On Track to Be Replaced by China’s SMIC in Chip Market Share

    Muhammad Zuhair Jun 10, 2025 at 12:58pm EDT The dynamics of the chip market have evolved rapidly in the past few quarters. While TSMC has maintained its dominance, Samsung Foundry seems to be struggling to maintain its hold. Samsung Foundry Struggles With Momentum In The Chip Industry as...
  13. F

    Intel and SoftBank Launch Saimemory Joint Venture Targeting High-Bandwidth Memory Alternatives for AI and Revitalizing Japan's Chip Industry

    The packaging technology co-developed with DARPA doesn't look like it can easily be licensed to any partners.
  14. F

    Hitachi Electron Microscope View of a 5nm FinFET

    @Kazkek, thanks very much for the reference!
  15. F

    Hitachi Electron Microscope View of a 5nm FinFET

    Incredible image. What's the "2 kV finishing" to reduce the FIB damage?
  16. F

    Intel needs external foundry customers to make 14A process node pay off

    Ailing chip giant targets 2027 break-even as costly EUV tools raise stakes Dan Robinson Wed 14 May 2025 // 17:20 UTC Intel is wooing external chip customers for its 14A process node to justify the high costs involved, and aims for the foundry division to break even by 2027 - as part of ongoing...
Back
Top