Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/survey-paper-on-soft-error-reliability-techniques-for-pcm-and-stt-ram.8987/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Survey paper on soft-error reliability techniques for PCM and STT-RAM

sparsh

Member
We survey architectural techniques for improving the soft-error reliability of PCM (phase change memory) and STT-RAM (spin transfer torque RAM). We focus on soft-errors, such as resistance drift and write disturbance, in PCM and read disturbance and write failures in STT-RAM.
 
Although you identified some key error mechanisms, the relevance to retention is not included in the discussion. It's pretty important.
 
Thanks for your comment. Regarding retention, do you mean "STT-RAM retention failure". Actually, I have not seen many papers on this topic at computer-architectural level of abstraction. So, once there are sufficient number of papers on this topic, a survey can be written
 
Back
Top