Intel's Xeon Phi (having "many-integrated core" or MIC micro-architecture) combines the parallel processing power of a many-core accelerator with the programming ease of CPUs. In this paper, we survey 100+ works that study the architecture of Phi and use it as an accelerator for a broad range of applications. We review performance optimization strategies as well as the factors that bottleneck the performance of Phi. We also review works that perform comparison or collaborative execution of Phi with CPUs and GPUs.
Paper accepted in Concurrency and Computation journal 2020. Available here: https://www.researchgate.net/public..._and_Optimizing_Performance_of_Intel_Xeon_Phi
Paper accepted in Concurrency and Computation journal 2020. Available here: https://www.researchgate.net/public..._and_Optimizing_Performance_of_Intel_Xeon_Phi
Last edited by a moderator: