[content] => 
    [params] => Array
            [0] => /forum/index.php?threads/sram-cell-scaling.12722/

    [addOns] => Array
            [DL6/MLTP] => 13
            [Hampel/JobRunner] => 1030170
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000670
            [ThemeHouse/XPress] => 1010394
            [XF] => 2011072
            [XFI] => 1030270

    [wordpress] => /var/www/html

SRAM cell scaling

Fred Chen

SRAM cell asymptotic scaling can be traced to CPP scaling hitting a wall somewhere above 40 nm.

First, it is established (in the inset) that the SRAM cell is basically (2*contacted poly pitch) x (# of minimum metal pitch), where the # is shown to be around 6 for Samsung and TSMC and 8 for Intel.
SRAM metal track number.png

Then we can project the range of 5nm pitches for TSMC based on 0.021 um2 SRAM cell size.
SRAM scaling explained (2).png

The expected range of CPP indicates an asymptotic flattening, heading from 7nm to 5nm. This asymptotic limit is well above the MMP level, so it is not based on patterning, but due to the short channel effects like DIBL and SS degradation. Also, note that Samsung's 5nm pitches are already announced to be flat with 7nm.