Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/plda%C2%AE-demonstrates-successful-pcie%C2%AE-5-0-link-training-at-32-gt-s-with-its-pcie-5-0-controller-and-broadcom-phy.13180/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/JobRunner] => 2000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000670
            [ThemeHouse/XPress] => 1010394
            [XF] => 2020170
            [XFI] => 1040070
        )

    [wordpress] => /var/www/html
)

PLDA® demonstrates successful PCIe® 5.0 Link Training at 32 GT/s with its PCIe 5.0 controller and Broadcom PHY

Daniel Nenni

Admin
Staff member
This demonstration reaffirms the reliability and flexibility of the combined solution for SoC designers

SAN JOSE, Calif. October 26 -- PLDA, the industry leader in PCI Express® controller IP solutions has today unveiled their PCIe 5.0 demonstration. The demo showcases stable PCIe 5.0 Link Training (32 GT/s) and exceptional signal integrity with a Broadcom® PCIe 5.0 PHY platform.

This solution is based on the XpressRICH® IP Controller for PCIe 5.0 combined with Broadcom’s PCIe 5.0 PHY IP. Several different setups demonstrate that the combined IPs provide exceptional signal integrity with, robust link training at 32 GT/s and stable backward compatibility at PCIe 4.0, PCIe 3.0, PCIe 2.0 and PCIe 1.0 speeds. The results of these tests is a quality guarantee for the SoC designers who choose the combined solution of PLDA’s PCIe 5.0 Controller and Broadcom’s PHY IP.

Demo Overview:

The Demonstration showcases exceptional signal integrity via an Eye scope provided by a SerDes Pattern Generator and PCIe 5.0 Tx Compliance Patterns monitored on a scope

Stable PCIe Link Training at 32 GT/s proven by a crosslink connection of 2 boards monitored using Xilinx Vivado ILA and a Viavi PCIe Analyzer

Backward PCIe compatibility at 16 GT/s, 8 GT/s, 5 GT/s, 2,5 GT/s demonstrated in a real environment.

"It’s a great milestone for PLDA technical teams to achieve stable PCIe Link Training at 32 GT/s,” said Stephane Hauradou, CTO at PLDA.“ The complexity and the challenges involved in reaching this result have evolved with the different PCIe generations and we wanted to further demonstrate our PCIe 5.0 solutions, even though they are already proven in silicon.”

For more information or to discover how PLDA solutions could work for your next PCIe 5.0 design:

Watch the video of the PCIe 5.0 demonstration.

Explore multiple silicon-proven PCIe 5.0 solutions from PLDA:

PCIe 5.0 Controller IP with a Native user interface Link PLDA website

PCIe 5.0 Controller IP with AMBA® AXI user Interface

PCIe 5.0 Multiport Transparent Switch IP

PCS IP for PCIe 5.0

About PLDA
PLDA is a developer and licenser of Semiconductor Intellectual Property (SIP) specializing in high-speed interconnect supporting multi-gigabit rates (2.5G, 5G, 8G, 16G, 25G, 32G, 56G, 112G) and protocols such as PCI Express, CCIX, and Gen-Z. PLDA has established itself as a leader in this field with over 3,200 customers and 6,800 licenses in 62 countries. The company has a global reach with offices in Silicon Valley, France, Bulgaria, Taiwan, and China.
 
Top