Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/dont-miss-the-webinar-preparing-for-pcie-6-0.14289/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2020771
            [XFI] => 1050170
        )

    [wordpress] => /var/www/html
)

Don't miss the webinar "Preparing for PCIe 6.0"

Daniel Nenni

Admin
Staff member
PLDA Webinar SemiWIki.png

As the need for data has exploded driven by applications like AI/ML and automotive, the semiconductor industry, led by PCI-SIG, is preparing for the final release of the PCIe 6.0 specification and all the changes it entails.

In this first of two joint webinars, PLDA and Siemens EDA join to introduce you to PCIe 6.0, including architecture differences from prior generations, performance improvements, and how PCIe 6.0 compares from both a designer and verification perspective.

What you will learn:
  • What is PCIe 6.0
  • How does it differ from past generations
  • Design considerations when planning with PCIe 6
  • Verification implications of a PCIe 6 design

 
Top