Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/codasip-and-iar-demonstrate-dual-core-lockstep-for-risc-v.17597/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Codasip and IAR demonstrate dual-core lockstep for RISC-V

AmandaK

Administrator
Staff member
14 March, 2023

ISO 26262-certified tools from IAR support reference design based on the award-winning Codasip L31 core

Codasip and IAR deliver new possibilities for low-power embedded automotive applications through the award-winning Codasip L31 core and the safety-certified version of the development toolchain IAR Embedded Workbench for RISC-V. The collaboration demonstrates a path for automotive developers to launch ISO 26262-qualified embedded applications based on the versatile Codasip L31 core.

Codasip’s dual-core lockstep reference design implements two Codasip L31 cores in a dual-core fault detection subsystem. Codasip L31 is a low-power, general-purpose, embedded RISC-V CPU providing an ideal balance between performance and power consumption. This versatile CPU brings local processing capabilities into a compact area. It can be easily customized with Codasip Studio tools for applications from IoT devices to industrial and automotive control, or as a deeply embedded core in a larger system.

The functional safety edition of IAR Embedded Workbench for RISC-V is certified to ten different standards by TÜV SÜD, including ISO 26262. IAR offers guaranteed customer support for the duration of the support contract with validated service packs, and regular reports of known deviations and problems. IAR Embedded Workbench for RISC-V currently supports the off-the-shelf version of the Codasip L31 core as well as the dual-core lockstep reference architecture.

Jamie Broome, vice president of automotive business and product, Codasip, said: “The automotive market is shifting rapidly driven by increased needs for accelerated innovation with reduced complexity and cost. RISC-V is offering exactly this. Codasip is delivering custom compute with full ownership and control. Through our collaboration with IAR, we provide automotive companies with a straightforward solution for certifying their products for ISO 26262 and other functional safety and security standards.”

Anders Holmberg, chief technology officer, IAR, commented: “Codasip is an important member of the RISC-V ecosystem and together we offer extended possibilities for our automotive customers. Additionally, as both companies are headquartered in Europe, we are well-placed to support our global customers. We are also surrounded by a high concentration of leading automotive manufacturers and suppliers.”

Codasip and IAR are showcasing their solutions at embedded world 2023 taking place on 14-16 March in Nuremberg, Germany. Codasip demonstrates a dual-core lockstep implementation developed using the certified version of IAR’s tools at booth 4-565. IAR shows its development toolchain for RISC-V at booth 4-149.

Don’t miss IAR and Codasip at #ew23.

TFr-96x96-1.png

Tora Fridholm
Marketing Communications Manager

Link to Press Release
 
Back
Top