Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/amiq-eda-introduces-uvm-ieee-compliance-and-migration-capabilities.11448/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

AMIQ EDA Introduces UVM IEEE Compliance and Migration Capabilities

Daniel Nenni

Admin
Staff member
Feb 27, 2017, San Jose, California — AMIQ EDA, a pioneer in integrated development environments (IDEs) for hardware design and verification and a provider of platform-independent software tools for efficient code development and analysis, today announced the release of new capabilities in the DVT Eclipse IDE and Verissimo SystemVerilog Testbench Linter products to help verification engineers check UVM IEEE compliance and migrate to UVM-IEEE.

The DVT Eclipse IDE is a complete and powerful source code integrated development environment (IDE) for the design and verification languages e, SystemVerilog, Verilog, Verilog-AMS and VHDL. The DVT Eclipse IDE enables engineers overcome the limitations of plain text code editors and address today’s project complexity more efficiently. It enables faster and smarter code development and simplifies legacy code maintenance for novices and experts alike.

Verissimo SystemVerilog Testbench Linter is a static source code analysis tool that allows engineers to accurately identify improper SystemVerilog language, semantics, and styling usage and verification methodology violations. Verissimo enables engineers enforce specific group or corporate coding guidelines to ensure consistency and follow best practices in source code development.

As the P1800.2 UVM specification was recently approved as the IEEE 1800.2 standard, new IEEE UVM Compliance rules were added in Verissimo to flag usage of non-IEEE API. By running the rules, one can estimate the migration effort to UVM IEEE.

The DVT Eclipse IDE refactoring scripts functionality was enhanced to automatically annotate all non-IEEE API usage in the source code, for example by using FIXME or TODO markers. This new capability simplifies migration to the uvm-ieee library.

AMIQ EDA is exhibiting at DVCon US 2017, Booth #405, Feb 27 - Mar 1, in San Jose CA and showcasing its products: DVT Eclipse IDE, DVT Debugger, Verissimo SystemVerilog Testbench Linter, and Specador Documentation Generator.

About AMIQ EDA

AMIQ EDA provides design and verification engineers with platform-independent software tools that enable them to increase the speed and quality of new code development, simplify debugging and legacy code maintenance, accelerate language and methodology learning, improve testbench reliability, extract automatically accurate documentation, and implement best coding practices. Its solutions, DVT Eclipse IDE, DVT Debugger, Verissimo SystemVerilog Testbench Linter, and Specador Documentation Generator have been adopted worldwide. AMIQ strives to deliver high quality solutions and customer service responsiveness. For more information about AMIQ EDA and its solutions, visit www.amiq.com and www.dvteclipse.com.

Press Contact

Cristian Amitroaie

+40-721-284-254

cristian@amiq.com
 
Back
Top