Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?threads/100g-mac-and-100g-pcs-ip-cores-for-high-ip-performance-applications-are-now-available.15394/
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

100G MAC and 100G PCS IP Cores for high IP performance applications are now available

AmandaK

Administrator
Staff member
Press Release

Copenhagen, Denmark, September 6, 2021 – Comcores ApS, a fast-growing specialized supplier of Intellectual Property (IP) Cores, today announced the availability of a 100G Ethernet MAC IP including the Reconciliation Sublayer (RS), as well as a 100G PCS IP that includes RS-FEC and Base-R (SC)- FEC sublayers.

Comcores Ethernet MAC 100G provides a complete IEEE 802.3 Ethernet Layer 2 solution. The MAC IP core performs the Link function of the 100G Ethernet Standard and is a low latency cut-through implementation reaching best in market results while still keeping size at a minimum. The Ethernet MAC Core, on the Client side, implements a 256-bit AXI-S Client interface while having a standard 256- bit CGMII interface on the PHY side.

Comcores PCS 100G IP core is a silicon agnostic implementation of the PCS layer described in the Ethernet standard IEEE 802.3-2018 and compliant with Clause 82 of IEEE 802.3ba and Clause 91 of IEEE 802.3bj specification. The IP-core has been optimized for size and offers a CGMII interface on one side and a 4 lane 10-66-bit parallel interface at the PMA-side.

Comcores Silicon Agnostic MAC and PCS IP cores are Designed in System Verilog and targeting any RTL implementation such as ASICs and FPGAs. The MAC and PCS IPs are highly configurable and can be delivered in a subsystem integrated with Comcores Time Stamping Unit IP and IEEE 1588 Software solution.

About Comcores

Comcores is a Key supplier of digital IP Cores and design services for digital subsystems with a focus on Ethernet Solutions, Wireless Fronthaul and [-RAN, and Chip to Chip Interfaces. Comcores’ mission is to provide best-in-class, state of the art, quality components and design services to ASIC, FPGA, and System vendors, and thereby drastically reduce their product cost, risk, and time to market. Our longterm background in building communication protocols, ASIC development, wireless networks and digital radio systems has brought a solid foundation for understanding the complex requirements of modern communication tasks. This know-how is used to define and build state-of-the-art, high-quality products used in communication networks.

To learn more about this solution from Comcores, please contact us at sales@comcores.com or visit www.comcores.com.

Download PDF
 
Back
Top