Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?search/234499/&t=thread&c[content]=thread&c[users]=Tom+Dillinger&o=date
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021370
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Search results

  1. T

    Lithographic Patterning using Tilted Ion Implantation (TII)

    To achieve an aggressive lithographic pitch in advanced process nodes, foundries have employed self-aligned double patterning (SADP), using sidewall spacers as the final masking layer. In the future, another iteration of this method will offer quad patterning, or SAQP. The team at UC-Berkeley...
  2. T

    The RISC vs. CISC debate Redux

    I recently came across an interesting technical article, with a current interpretation of the infamous RISC vs. CISC instruction set architecture debate, which has been ingrained in the computer science field for over 25 years. A link to the article is here. The paper provides a good...
Back
Top