You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
I was checking where the distinction was made earlier, a couple of mentions here: https://www.techspot.com/news/96847-tsmc-2024-arizona-fab-upgrade-5nm-4nm-after.html, and https://www.gizmochina.com/2023/03/20/tsmc-arizona-plant-4nm-chip-production-next-year/ Although interestingly the alleged...
https://focustaiwan.tw/business/202304040011
In a statement, TSMC said it planned to construct a water recycling facility to meet the needs of its advanced wafer fabs in Phoenix, adding that it would also build a comprehensive waste-water treatment system to reduce consumption and increase...
Back in February, there was a report of a 4nm tapeout from Zheku: https://www.myfixguide.com/oppos-4nm-mobile-phone-processor/ Apparently, it will not come to fruition, mainly to the surprise of Zheku. Very likely could not get the 4nm capacity at TSMC. This likely will escalate tensions with China.
Interesting enough, they admit being behind TSMC: https://www.hankyung.com/economy/article/202305044261i
2 years behind in 4nm, 1 year behind in 3nm. Five years to catch up.
https://english.cw.com.tw/article/article.action?id=3417
"TSMC is betting that the first half of the year will be remembered as the darkness before the dawn. Revenue will bottom out during the second quarter, but the semiconductor industry will then begin to rebound.
However, the forecast for...
The main issue with the diagram is leaking between the bit line and word line through the vertical white strip, and between the word line and source, through a horizontal portion.
I haven't studied all of them yet, but at least several had the capacitor lying on its side, so to speak. Neo Semi appears to be claiming the transistor's own floating body as the capacitor.
The bit line (which conducts current) is adjacent the word line (which functions as a gate) separated by very thin insulation. Source line is likewise separated from the word line by thin insulation. These appear to be parasitic capacitances and leakage sources.
As I understood the...
I know how the US govt works, I'm from the States. :)
I might have been thinking of the proposed FABS act for AMD, NVIDIA and Qualcomm, which might indirectly help TSMC.
Otherwise, TSMC might have to limit its charges for the US fabs (to limit its own profits). From...
Fabless TSMC customers in US could apply for the CHIPS subsidies, but perhaps TSMC needs to apply for non-CHIPS subsidy, i.e., not need to follow the profits-sharing. The application process itself may involve sharing corporate confidential information.
It's a bit different here, since they can't ship Meteor Lake without TSMC. Even 18A will have TSMC participation wherever there's an Intel CPU. At least with Intel 7 they had their independence. Being a TSMC customer, you have to pay to reserve the capacity. All for the sake of using EUV, which...
