You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
Hi i am trying to get some knowledge sharing on following questions.. Any related info/resource would be helpful..
why don't we use higher freq for tester? (is this because power limitation or tester cost) What is the maximum tester freq used in industry currently?
Is DFT tech dependent...
I have been thinking over this question since long time but not able to figure out exactly.
1. We need to have exact delay model for std cells at lower technology but how do we achieve it?
130nm library (NLDM - say 5% variation with SPICE simulation) characterisation.
Hi hope you all doing good.
I would like to have some knowledge sharing on power budget estimation at top level.
Basically as a block level pd engineer i have been given a power budget(say 200mW) and allowable ir drop threshold (say 6%). i have some rough idea on how doe they arive it but how...