[content] => 
    [params] => Array
            [0] => /forum/index.php?search/152271/

    [addOns] => Array
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2020970
            [XFI] => 1050270

    [wordpress] => /var/www/html

Search results

  1. S

    DFT Limitations

    Hi i am trying to get some knowledge sharing on following questions.. Any related info/resource would be helpful.. why don't we use higher freq for tester? (is this because power limitation or tester cost) What is the maximum tester freq used in industry currently? Is DFT tech dependent...
  2. S

    CCS Vs NLDM Library delay model

    Hi all, I have been thinking over this question since long time but not able to figure out exactly. 1. We need to have exact delay model for std cells at lower technology but how do we achieve it? 130nm library (NLDM - say 5% variation with SPICE simulation) characterisation. 130nm library...
  3. S

    Power budget

    Hi hope you all doing good. I would like to have some knowledge sharing on power budget estimation at top level. Basically as a block level pd engineer i have been given a power budget(say 200mW) and allowable ir drop threshold (say 6%). i have some rough idea on how doe they arive it but how...