You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser.
I am a VLSI physical design engineer .I have handled several implementations from RTL to GDS.
I have worked in Cadence and Synopsys implementation flows. I have also worked extensively in timing analysis (primetime) and physical verification(Calibre). Currently in AMD i lead the clock implementation work for 2 high performance processor cores.