Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?members/vinay-shivakumar.3383/about
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021171
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

Vinay Shivakumar

I am a VLSI physical design engineer .I have handled several implementations from RTL to GDS.
I have worked in Cadence and Synopsys implementation flows. I have also worked extensively in timing analysis (primetime) and physical verification(Calibre). Currently in AMD i lead the clock implementation work for 2 high performance processor cores.
Top