You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
I don't think so.
By the time you get to nanosheet GAA, you have gates completely surrounding the active channels.
I don't see much advantage to having GAAFET fabricated on SOI wafers, or fully-depleted SOI wafers.
(FinFET on SOI was looked at a few years back. But the industry is going...
Hi Rob
In reference to the above:
"I imagine you don't normally want a transistor to have its own voltage potential compared to ground, which is why the materials are called "semi"-conductors."
This is incorrect.
"We have Carbon, which is a Group IV element, so in silicon that would make it...
One thing I would say -- and it might help is:
If you take a PNP transistor, and measure the open circuit voltage (with a voltmeter) between any and every contact you will see: 0V. (same as with a PN-junction diode)
If you connect the terminals of a PNP transistor together -- either shorted or...
Some are on 300 mm lines by now.
"Development of 8-inch Key Processes for Insulated-Gate Bipolar Transistor"
https://www.sciencedirect.com/science/article/pii/S2095809916300133
I took it Arthur was referring to the overall MEMS business. It's worth a reminder that the fabless model has not caught on significantly in this area.
The biggest volume products are from IDMs: Bosch, ST.
I believe Chipworks have a circuit reverse engineering flow: from chip to circuit schematic.
The process goes something like: Delayering, SEM imaging, Stitching/ aligning, Annotation, Extraction, = schematic/ netlist...
Intel used to get a density boost on their own chips made in their own fabs due to restrictive design rules and (some) full custom layout.
Is a processor all standard cells now, other than cache & memory?
